I. INTRODUCTION typical analog MOS switch comprises an n-channel
A MOSFET and a holding capacitor (see Fig. 1 for the circuit configuration and the associated waveforms when operating this switch). This switch is one of the major building blocks for the switched-capacitor circuits [ 11. One of the fundamental factors that limit the accuracy of the switched-capacitor circuits is the charge injection occurring when the MOSFET turns off [2] . Analysis and modeling of charge injection due to channel charges in strong inversion and feedthrough charges through the gate-to-diffusion overlap capacitance have been well established [3] - [7] . Our recent work [8] , [9] has further separated the charge injection into three distinct components: (i) the channel charges in strong inversion Q,; (ii) the channel charges in weak inversion Q b ; and (iii) the charges coupled through the gate-to-diffusion overlap capacitance Qc. These charges injected into the switched capacitor CH cause a nonzero error voltage AVOTJT, which can be expressed as AVOTJT = (Q, + &a + Q c ) / G~. Although two-dimensional device and mixed-mode simulations have successfully reproduced both the measured error voltage and the experimental waveforms [SI, [9] , a model with the ability of accurately calculating the error voltage due to these charges injected is desirable. It has been proved experimentally [8] , [9] that the analytical model Manuscript received March 20, 1995; revised June 12, 1995 . The review of this paper was arranged by Associate Editor K. Tada. This work was supported by the National Science Council under contract NSC 84-221s-E-009-043. In this paper we will propose a new model for the error voltage arising from the channel charges in weak inversion. This model can quantitatively provide information about the dependencies of the weak inversion charge injection induced error voltage on the design parameters such as the channel width and length, the holding capacitance, the fall time of the gate voltage, and the DC input voltage. The validity of both the model itself and the assumptions in the model development will be addressed in detail in a given CMOS process, by comparing both the experimental results and the two-dimensional device and mixed-mode simulations.
11. MODEL DEVELOPMENT According to the work [SI, [9] , some important observations of the charge injection in a MOS switch can be drawn from the waveform of the current 1 , ( t ) through the switched capacitor as depicted in Fig. 1 . In Fig. 1 
where VFB is the flat-band voltage; N A is the effective doping concentration in the channel; n, is the intrinsic concentration; t,, is the silicon permittivity; and k T / q is the thermal voltage. The critical point tz can be written explicitly as (4) which satisfies the condition of V G ( t 2 ) = xn + %h. Now we demonstrate how to develop a quantitative model for the newly observed component &b. First we assume that the amount of the channel charges responsible can be evaluated singly at the point t 2 where the device is operated in the transition region between strong inversion and weak inversion. After t 2 these charges will all flow to the drain, constituting the current ID that decays with the time as shown in Fig. 1 . In addition, to ensure that (1) and (2) can be employed accordingly, our new model should maintain necessary compatibility with the mathematical process used in [3] for deriving (1) and (2), i.e.
(1) was achieved by making the channel conduction current zero at t 2 ; and a zero channel conduction current at t2 was used as an initial condition for (2), both indicating that at t2 the electron quasi-Fermi level is a constant from source to drain. Thus we write the electron quasi-Femi level $ f n along the surface beneath the gate as
where
is the hole quasi-Fermi level in the neutral p-type substrate. Further we assume that the depletion region beneath the gate can be separated into three distinct sub-regions: the gate modulation, the drain depletion, and the source depletion, as schematically plotted in Fig. 2 . It is intuitively assumed that the source and drain depletion regions are essentially symmetrical toward the mid-channel since the source and drain voltages are nearly identical to each other, indicating that the channel charges flow equally to source and drain. Thus the component Q b can be determined by integrating the channel charges from the mid-channel to the drain edge. According to the above assumptions, the component Q b can be written as where the channel charge density Q I can be expressed as a function of the surface potential $, , the hole quasi-Fermi level g5fp, and the electron quasi-Fermi level $ f n [lo]
As mentioned above, the depletion region of interest can be separated into two distinct ones: the gate modulation for 
Note that both (7) and (8) deal with the transition region between strong inversion and weak inversion. (8) From Fig. 3 we can observe that the simulated voltage and current waveforms match quite closely the measured ones. Note that some deviations appear near the end of the turn-off transition in Fig. 3 due to the transmission line effect in the measurement, which makes the practical waveform of the V G ( t ) slightly different from the ideal one (not shown here). This effect was not included in our simulation work. In Fig. 3 the current waveform at t f = 500 ns seems to be different from that at t f = 5 ps due to different scales for current and time; however, further observation can show that the area dominated by the Qb is almost the same for two different fall times. From the calibrated two-dimensional device and mixedmode simulations, the internal behavior can properly be drawn to judge the above assumptions. Fig. 4 demonstrates one example corresponding to the simulated current waveform in Fig. 3 for V,, = 2 V and t f = 500 ns. Fig. 4(a) shows the surface electron density distribution from source to drain for 5 different time points after t z ; and Fig. 4(b) shows the surface potential and surface electron quasi-Fermi level distributions at t z . From Fig. 4(a) we can observe that after t 2 the channel charges drop with the time until the channel beneath the gate is fully depleted of mobile carriers. Each of the surface electron density distributions are symmetrical toward the mid-channel, in agreement with that assumed in the model development process. The surface potential distribution at t z in Fig. 4 (b) also exhibits such symmetrical property. Particularly in Fig. 4(b) it can be clearly seen that for 0 5 2 5 L / 2 -A L the surface potential is a constant and there exists locally a small region A L where the dependence of the surface potential on the position follows the abrupt junction depletion approximation. Therefore, the surface potential distribution at we can observe that the electron quasi-Fermi level along the surface is nearly unchanged from source to drain, in agreement with (5).
Finally, we give additional evidence to validate the first assumption: the channel charges responsible can be evaluated singly at t z . This is achieved by addressing two plausible current sources: the current directly flowing from source to drain and the current due to the channel electrons recombined with the holes from the substrate. The first source is negligible because the potential minimum is located in the channel as shown in Fig. 4@ ). In fact, for t 2 t z the drain current is nearly identical to the source current (with the direction defined in Fig. I) , as plotted in Fig. 5 . On the other hand, the second source is about several orders of magnitude smaller than the drain current. For example, in Fig. 5 LG = 2 pm; t l = 100 ns; and t f = 500 ns. recombination current has an extremely small value of about 0.1 nA.
IV. THE IMPACT
Here the impact of channel charges in weak inversion on the switch-induced error voltage will be addressed for a wide variety of the channel width and length, the holding capacitance, the fall time, and the input voltage. This has been achieved by employing the new model established above along with the experimental data and the two-dimensional device and mixed-mode simulations for comparison. The process parameters available from the foundry are: to, = 250 A, CGD = 7.76 fF, N A = 1.0 x lOl6cmP3, and VFB = -0.5 V.
By substituting these values into the model, the error voltage singly due to weak inversion charge injection AVb(= Q~/ C H for CH = 1.0 pF) has been calculated and has been found to input voltage values as function of the gate length, the gate width, the holding capacitance, and the inverse of the fall time, respectively. Also together plotted are the data extracted experimentally and from two-dimensional device and mixedmode simulations. The procedure for extracting experimentally the Q b is: the t 2 is determined at the maximum peak from which a line is drawn vertically down to I o = 0; and another line is drawn horizontally from the ID point determined at t s .
The experimental Q b represents the area surrounded by these two lines and the measured curve. From these figures we can conclude that without adjusting any parameter, the proposed model is capable of accurately calculating the error voltage arising from the channel charges in weak inversion. Further observations of Fig. 6 and 7 show that the error voltage Avb increases with the MOSFET size and this increase can be enhanced by increasing the input voltage. Especially in Fig. 6 if we draw the extrapolations from two lines, they will point toward the same point at L = 0, indicating that the Q b includes a component independent of the channel length. In Fig. 8 the error voltage AVb behaves really as the inverse of the holding capacitance, indicating that the Q b is independent of the holding capacitance as demanded by the model. Fig. 9 shows that the error voltage avb is considerably independent of the fall time for a wide range, in agreement with our first assumption that the amount of the charges responsible can be evaluated singly at tz. In order to understand the importance of including the new model in the analysis of charge injection in MOS analog switches, we re-plot the total error voltage AV,,, versus the inverse of the fall time in Fig. 10 with the same conditions as Fig. 9 . In Fig. 10(a) the calculated results by employing the complete model expressions (I), (2) and (1 1) are shown for comparisons with experimental and simulated values. From Fig. 10(a) we can observe that good agreement is achieved. However, neglecting the component Qb will seriously underestimate the correct value of the error voltage, as depicted in Fig. 10(b) . Therefore, our model for weak inversion charge injection in combination of the analytical model for the other two components can provide the ability of accurately predicting the switch-induced error voltage on a switched capacitor.
Again we present some cases of high input voltage and low gate-to-diffusion overlap capacitance. The simulated drain current waveforms with the input voltage as parameter for two different gate-to-diffusion overlap capacitances of 7.76 and 0.4 fF are plotted in Fig. 11. From Fig. 11 voltage and low overlap capacitance arises from the channel charges in weak inversion.
V. CONCLUSIONS
A new quantitative model for weak inversion charge injection in MOSFET analog switches has been established. The model, expressed as function of the process and circuit parameters, has been derived at the critical point where the device is operated in the transition region between strong inversion and weak inversion. Not only the experiments but also the twodimensional device and mixed-mode simulations have ensured the validity of both the model and the assumptions in the model development. The impact of the weak inversion charge injection has also been demonstrated based on the model.
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